Abstract-We propose a high step-up resonant dc-dc converter that can achieve voltage balance of the resonant capacitors in distributed generation systems. By incorporating a switching mechanism on the secondary side, we achieve high step-up voltage gain with a minimum number of devices and without reverse-recovery problem. An active-clamp circuit installed on the primary side suppresses the surge voltage that occurs at switch components, recycles the energy stored in the leakage inductance, and provides an alternate resonant-current path formed by the leakage inductance and the output resonant capacitors. A dual resonance that occurs at the secondary side of the converter is exploited to reduce the turn-OFF current and switching loss significantly, and to achieve high power conversion efficiency. The resonant capacitor voltages remain in balance because the duty cycle of the primary-side switches is always set to 0.5, regardless of the input voltages and load variations. Design and analysis of the proposed converter are presented, and tests using a 400-W experimental prototype verify its superior performance.
the output diode suffers from serious reverse-recovery, which degrades the conversion efficiency. To solve these problems, flyback and forward dc-dc converters that use an active-clamp circuit have been proposed [12] [13] [14] [15] [16] . The energy stored in the leakage and the magnetizing inductances of the transformer is recycled, and the main, as well as auxiliary switches, can achieve zero-voltage-switching (ZVS) turn-ON. The clamp circuit also holds the voltage on the power switches at a specific voltage level. Recently, several resonant converters with activeclamp circuits have also been proposed [17] , [18] to achieve soft switching. However, because these converters transfer the input power to the output stage only while the main switch is being turned ON or OFF, their transformer utilization is lower than those of other converters, which can deliver input power to the output stage regardless of ON/OFF state.
To improve transformer utilization, a dual series-resonant circuit equipped with both flyback and forward rectifiers has been proposed [19] . It utilizes the transformer more effectively than the sole flyback or sole forward converter does because the dual series-resonant circuit provides power-transfer paths regardless of the main switch ON/OFF state. In addition, the zero-current turn-OFF on the output diode removes its reverse-recovery problem. Unlike flyback or forward converters, it functions as a boost converter so the transformer turns-ratio can be greatly reduced; as a result, leakage inductance and parasitic capacitance are reduced, so voltage or current spikes on the power devices are also reduced. Subsequently, dual series-resonant converters with ZVS turn-ON of all switches have been developed by using coupled inductors [20] or two transformers [21] . However, to attain sufficiently high voltage-conversion gain, these converters [19] [20] [21] still require an extremely high duty cycle, which causes serious reverse-recovery problem and decreases power conversion efficiency. Moreover, the input voltage is not equal to the clamp capacitor voltage in these converters. Therefore, significant voltage unbalance occurs among the resonant capacitors. This unbalance causes high voltage stress on the resonant capacitors as well as the switching devices and complicates the task of designing a resonance circuit [22] , [23] .
To overcome these problems, we propose a high step-up resonant dc-dc converter that can achieve voltage balance of the resonant capacitors. By using the switching mechanism that is used in the output-voltage doubler, the proposed converter can achieve high step-up voltage gain with a minimum number of devices and without reverse-recovery problem. An inherent active-clamp circuit suppresses the surge voltage of the switches and recycles the energy stored in the leakage inductance. Also, the proposed converter exploits the resonance to reduce the turn-OFF current and the switching loss considerably. The primary-side switches are modulated with a constant 0.5 duty cycle, regardless of the input voltage and load variations; as a result, the input and clamp capacitor voltages maintain their balance, and thereby achieve voltage balance on the resonance capacitors. We present detailed circuit operations, steady-state analysis, and design guidelines. We also implemented a version of the proposed converter that operates at 40-50 V input and 380 V/400 W output and demonstrated its power conversion efficiency. The rest of this paper is organized as follows. The circuit operations of the proposed converter are described in Section II, and its steady-state analysis is given in Section III. The design guideline of the proposed converter is described in Section IV. Experimental results and discussions are presented in Section V, and the conclusions are drawn in Section VI.
II. DESCRIPTION OF PRINCIPLE OPERATION
In the proposed converter (see Fig. 2 ), the primary side of the power transformer T has two switches S 1 and S 2 with a clamp capacitor C c . On the secondary side of T , the converter uses a resonant half-bridge circuit that uses two switches S 3 and S 4 , two resonant capacitors C r 1 and C r 2 , and a resonant inductor L r that consists of the leakage inductance of the transformer and the additional external inductor.
The primary switches S 1 , S 2 operate in a completely complementary way with a constant duty ratio D pri = 0.5, and short dead time. Assuming that the switching period is T s , S 4 is turned ON inductance L m and a leakage inductance. L r is the series connection of the transformer leakage inductance and an external inductance. 4) The resonant capacitors C r 1 and C r 2 are identical, with capacitances C r 1 = C r 2 . For subsequent development, we define C r = C r 1 + C r 2 and assume that C S 1 = C S 2 . The operation of the proposed dc-dc converter can be divided into eight different modes, as shown in Fig. 3 , along with the corresponding waveforms as given in Fig. 4 . Current i Lr through L r begins to flow, and voltage v C r1 through capacitor C r 1 begins to increase from its minimum value. During this interval, the input voltage source, the resonant inductor, and the resonant capacitor form an equivalent closed circuit that boosts the resonant inductor current upward following the sinusoidal waveform. The state equation corresponding to this equivalent circuit can be written as
with i Lr (t 0 ) = 0 and v C r1 (t 0 ) =
V o
2 − ΔV C r where ΔV C r is the voltage ripple of the resonant capacitor. Solving (1) and (2) yields
where
The resonant frequency w r and the characteristic impedance Z r can be expressed as
The current on the secondary side then flows through D S 3 . During this interval, the input voltage source, the resonant inductor, and the resonant capacitor form an equivalent closed circuit, and the resonant inductor current goes to zero, following the sinusoidal waveform. The state equation corresponding to this equivalent circuit can be written as Solving (6) and (7) yields
Mode 3 [t 2 , t 3 ]: At time t 2 , the resonant inductor current is zero, v C r1 is at its maximum, and v C r2 is at its minimum. During this interval, the current that flows through S 1 is i Lm reflected on the primary side. Thus, at time t 3 Lr begins to flow, and v C r1 begins to decrease from its maximum value. During this interval, the resonant inductor, the active clamp, and the resonant capacitors form an equivalent closed circuit that boosts the resonant inductor current in the negative direction following the sinusoidal waveform. The state equation corresponding to this equivalent circuit can be written as
with i Lr (t 4 ) = 0 and v C r1 (t 4 ) = V o 2 + ΔV C r . Solving (10) and (11) yields
At time t 5 , S 3 is turned OFF. The current on the secondary side then flows through D S 4 . During this interval, the input voltage source, the resonant inductor, and the resonant capacitor form an equivalent closed circuit, and the resonant inductor current goes to zero following the sinusoidal waveform. The state equation that corresponds to this equivalent circuit can be written as
i Lr 
Solving (14) and (15) yields
Mode 7 [t 6 , t 7 ]: At time t 6 , the resonant inductor current is zero, v C r1 is at its minimum, and v C r2 is at its maximum. During this interval, the current that flows through S 2 is i Lm reflected on the primary side. Thus, at time t 7 , switch S 2 is turned OFF.
Mode 8 [t 7 , t 8 ]: At time t 7 , S 2 is turned OFF and enters the dead-time zone.
III. STEADY-STATE ANALYSIS

A. Calculating Average Capacitor Voltages V C , V C r1 , and V C r2
To simplify the steady-state analysis, we neglect the small dead-time segments [t 3 , t 4 ] of mode 4 and [t 7 , t 8 ] of mode 8. To obtain the average voltages of the clamp capacitor V C , the resonant capacitors V C r1 and V C r2 , we first calculate the clamp capacitor voltage in the steady state. Applying the voltagesecond balance law to the magnetizing inductance as in [19] and [24] yields
where Fig. 4 ). From (18) , V C is determined as
and rearranging (19) and (20) yields Substituting (21) into (22) and (23) and rearranging these equations for V C r1 and V C r2 yields
As described in Fig. 5 , the resonant capacitor voltages start to get unbalanced as the primary duty cycle deviates from 0.5. These voltages are even more unbalanced when the duty cycle becomes very high or low. But here, D pri is set to 0.5, so D pri = 1 − D pri = 0.5 and V C = V in in (21) . Therefore, V C r1 and V C r2 are equally balanced. D sec,b is usually set equal to D sec,t , so D sec,b = D sec,t = D sec ; therefore, Δ sec,b = Δ sec,t = Δ sec due to symmetric operation of the circuit during the first-half and the second-half periods. Thus, the resonant capacitor voltages are balanced.
B. Calculating Voltage Conversion Ratio
To determine the voltage gain of the proposed converter, we first compute the resonant capacitor voltage ripple ΔV C r and calculate Δ sec T s in terms of D sec T s , where Δ sec T s is the time duration during which i Lr falls to zero. By adding V C r1 and V C r2 and substituting Δ sec into the resulting equation, we then obtain the voltage gain of the proposed converter.
Due to symmetric operation of the voltage doubler in the steady state, the average value of the resonant inductor current is twice the output current I o , so
Rearranging (26) for 2ΔV C r yields
where γ T s R o C r . By using the facts that i Lr (t 2 ) = 0 and v C r1 (t 2 ) = V o 2 + ΔV C r at t = t 2 , then (8) and (9) imply
where r 3 =
V o
2 + ΔV C r − nV in . Squaring both sides of (28) and (29) and adding the resulting equations yields
Defining M V o 2nV in , A γ + 1, and rearranging (30) yields
Next, moving V o sin [w r (t 2 − t 1 )] and V o cos [w r (t 2 − t 1 )] terms to the right-hand side of (28) and (29), squaring both sides of equations, and adding the resulting equations yields
and rearranging (32) yields
From (31) and (33), M is derived as
Because t 1 − t 0 = D sec T s and t 2 − t 1 = Δ sec T s in (34), then
Due to the symmetric operation property of the proposed circuit, V C r1 = V C r2 , as in (24) and (25). The output voltage V o then becomes
Rearranging (36) gives
and substituting (35) into (37) yields A three-dimensional (3-D) graph of M with respect to A and D sec is shown in Fig. 6 . M reaches its minimum at 1 when D sec is 0 and increases as D sec increases.
IV. DESIGN GUIDELINE
The key design parameters of the proposed converter are the resonant capacitance and inductance, the transformer turns ratio, and the switch rating. We now introduce the design guideline of these parameters.
A. Resonant Capacitance and Resonant Inductance
To guarantee proper operation of the converter, we must choose C r that satisfies
Substituting (27) into (39) yields
Next, achieving zero-current turn-OFF switching of the diodes requires
Multiplying w r and taking the cosine on both sides of (41) Substituting (43) into (42) yields and rearranging (44) results in
Applying the parameters (see Table I ) to (45), we can determine the region that guarantees ZCS diode turn-OFF of the S 3 and S 4 (see Fig. 7 ). The right-hand side of (45) decreases as the voltage gain increases. Consequently, if w r satisfies (45) even when M is at its minimum 1 (M = M min = 1), ZCS turn-OFF of the diodes is guaranteed. Equation (45) then becomes
and we can determine L r from (5) and (46) as
L r must satisfy (47), but at the same time, should be selected as large as possible to keep the peak of i Lr as small as possible during the boost mode. If the peak of i Lr is too large, S 3 and S 4 incur turn-OFF losses, so the power conversion efficiency decreases. 
B. Transformer Turns Ratio
The turns ratio of the transformer (n = N s /N p ) can be selected from the voltage gain of the proposed converter. Rearranging (38) yields
where M min = 1 is the minimum value of M .
C. Selection of S 1 , S 2
The voltage stresses are exerted on switches S 1 and S 2 ; these values are the maximum values of V S 1 and V S 2 , and are equal to the sum of input voltage V in and clamp capacitor voltage V C
Because the duty ratios are the same for the primary-side switches, both of the primary-side switch S 1 and S 2 have the same voltage stress as 2V in . Also, the sum of the average current of S 1 and S 2 is equal to the average input current I in,av
where η is the power conversion efficiency. The peak value of the switch currents is equal to that of the primary currents, which can be approximated as
The voltage stresses exerted on switches S 3 and S 4 are equal to the difference between V C r1 and transformer secondary voltage V sec
The peak value of the switch currents is equal to that of the secondary currents, which can be expressed as
V. EXPERIMENTAL RESULTS AND DISCUSSIONS
To evaluate the performance of the proposed converter, we conducted experimental tests using a 400-W prototype converter (see Table I ) with input voltage V in = 40-50 V; output voltage V o = 380 V; rated output power P o = 400 W. The digital control algorithm is implemented using a TMS320F28377D microcontroller. The resonant capacitor and resonant inductor were selected as C r 1 = C r 2 = 100 nF, and L r = 69.38 μH to guarantee ZCS resonant operation for S 3 , S 4 .
The waveforms (see Fig. 8 ) of S 4 , V o , V in , and V C show the clamp capacitor voltage variation as the input voltage varies. The clamp capacitor voltage is almost the same as the input voltage. The waveforms (see Fig. 9 ) of S 1 , S 4 , V o , and i Lr show the onset of resonance as the secondary switch is turned ON. When the secondary switch is turned ON, L r is charged and i Lr increases almost linearly. When the secondary switch is turned OFF, L r is discharged and i Lr decreases in a sinusoidal way. The resonance ends when i Lr = 0. The waveforms (see Fig. 10 ) of S 1 , S 4 , i S 3 , and i S 4 show that when the secondary switch is turned ON, the current flows through S 3 and S 4 . When the secondary switch is turned OFF, the current begins to flow through D S 3 and D S 4 , and D S 3 and D S 4 get turned OFF at zero current, so the reverse-recovery problem does not occur. The waveforms (see Fig. 11 ) of S 4 , i S 1 , i S 2 , and V in show that i S 2 becomes negative when the primary switch is turned OFF, so ZVS of the clamp switches is achieved. The waveforms (see Fig. 12 ) of S 4 , v C r1 , v C r2 , and V in show that because D pri is set to 0.5, V C = V in , so the voltage balance of v C r1 and v C r2 is achieved.
We compared the calculated voltage gain and the experimental voltage gain (see Fig. 13 ). Theoretically, the clamp capacitor voltage V C should be equal to V in , but it is slightly smaller than V in due to the parasitic resistances on the primary side. Also, the resulting experimental output voltage is slightly smaller than the calculated voltage gain because of the parasitic resistances of the circuit. Even though there is a slight difference, in agreement with the calculated voltage gain, the similar tendency is observed in the measured voltage gain.
Power conversion efficiency was measured using a Yokogawa WT330 digital power meter at input voltages of 40, 45, and 50 V (see Fig. 14) . The proposed converter achieved the maximum efficiency of 96.97% and the California Energy Commission weighted efficiency of 95.70% under nominal input voltage 45 V. Measured efficiency of [19] is less than that of the proposed one at the heavy load. But the measured efficiency of [19] becomes higher than that of the proposed one at the light load because the reverse recovery does not largely occur at the light load in [19] . Fig. 15 shows the power loss distribution of the proposed converter at full load. From Fig. 15 , the primary switch loss takes 30.99% and the secondary switch loss takes 37.28% of the total power loss.
We then compared the complexity and electrical characteristics of different resonant converters (see Table II ). The converter introduced in [18] adopted the secondary-side resonance scheme on the active-clamp flyback converter to reduce rootmean-square current values and improve the performance of the synchronous rectifier operation. Xue and Zhang [18] use fewer semiconductor devices, than the proposed device, but power transfer is activated only when the main switch is turned OFF. The dual series-resonant converter in [19] requires fewer switching components than the proposed converter, but voltage step-up capability is limited and the resonant capacitor voltages are not in balance. Compared with [20] and [21] , the proposed converter requires fewer passive components, achieves higher voltage gain, and attains voltage balance of the resonant capacitors.
VI. CONCLUSION
This paper presented a high step-up resonant dc-dc converter that achieves capacitor voltage balance for distributed generation systems. By using a switching operation on the secondary side, the proposed converter achieved high step-up voltage gain with the minimum number of devices. A series-resonant circuit at the secondary side reduced switching losses considerably, thereby attaining the high power conversion efficiency over the entire range of operation. Furthermore, the duty cycle of the primary-side switches is fixed at 0.5, so the voltages of the resonant capacitors are well balanced. A comprehensive analysis of the converter operation is presented along with detailed practical design guidelines. To confirm the validity of the proposed converter, a 400-W prototype converter was built and used for experiments. In the designated operation range, it achieved 96.97% peak efficiency.
